Newsgroup:
comp.cad.synthesis
Add New Display Options
3
replies
Equivalence checking
started 2005-11-23 17:00:47 UTC
2005-11-24 14:38:11 UTC
u***@stanka-web.de
1
reply
software suggestion needed
started 2005-11-13 10:53:26 UTC
2005-11-16 15:32:51 UTC
Jan Decaluwe
1
reply
Verilog Reference: Thomas & Moorby book
started 2005-09-09 19:31:19 UTC
2005-09-10 03:38:14 UTC
glen herrmannsfeldt
2
replies
Unable to write edif files
started 2005-08-25 06:46:41 UTC
2005-08-25 11:36:55 UTC
anup
1
reply
AWARITH usage ?
started 2005-06-23 01:20:41 UTC
2005-07-01 04:11:31 UTC
Alvin Andries
2
replies
module compiler ?
started 2005-03-12 04:02:35 UTC
2005-06-16 00:45:35 UTC
Alvin Andries
1
reply
formality question
started 2005-06-02 03:09:34 UTC
2005-06-16 00:38:48 UTC
Alvin Andries
2
replies
請問你的小孩也是隔代教養嗎？
started 2005-04-27 23:05:47 UTC
2005-05-01 17:36:04 UTC
Tux Wonder-Dog
1
reply
◎跨國教育，和世界菁英比腦袋
started 2005-04-27 18:44:01 UTC
2005-04-28 03:06:28 UTC
Randy Howard
5
replies
Test message for Austin based Engineer
started 2005-04-13 01:27:31 UTC
2005-04-16 21:14:20 UTC
anand
1
reply
Help on Gate count for the gated clock logic
started 2005-03-09 15:16:41 UTC
2005-04-05 09:10:31 UTC
James Lu
2
replies
LEF syntax description
started 2005-03-30 14:12:16 UTC
2005-04-05 09:06:34 UTC
James Lu
1
reply
Searching for Kevin Brace (Graphic chip research information)
started 2005-03-21 12:33:44 UTC
2005-03-31 07:51:19 UTC
Derek Simmons
1
reply
Good Verilog & VHDL reference books
started 2005-03-21 22:11:05 UTC
2005-03-22 04:48:39 UTC
Amontec, Larry
1
reply
!! DOWNLOAD THE MOST POPULAR 2005's CRACKED SOFTWARE !!
started 2005-02-20 02:14:41 UTC
2005-02-26 15:54:03 UTC
bernina
3
replies
Constant expression error
started 2005-02-24 00:32:27 UTC
2005-02-25 01:36:06 UTC
Paulo Valentim
4
replies
an alternative method to do divided clocks
started 2005-02-15 14:53:39 UTC
2005-02-16 04:23:42 UTC
John_H
2
replies
Complexity of minimal circuit
started 2005-01-20 16:31:04 UTC
2005-01-23 08:19:26 UTC
Scott Aaronson
5
replies
help! how to resolve mismatches between pre- and post-synthesis simulation
started 2005-01-14 08:36:18 UTC
2005-01-21 01:59:00 UTC
Paul Uiterlinden
1
reply
How to start with development for eda tools
started 2004-12-03 01:40:14 UTC
2004-12-05 07:47:39 UTC
Tb_
6
replies
dram circuits
started 2004-11-10 04:50:38 UTC
2004-11-19 14:16:53 UTC
d***@edgehp.net
3
replies
Gate Count and Power...
started 2004-11-17 07:01:21 UTC
2004-11-17 18:48:36 UTC
j***@gmail.com
3
replies
HELP: High fanout load on Gated clock output
started 2004-11-12 11:10:03 UTC
2004-11-15 16:20:15 UTC
Mark
3
replies
Stupid Americans! -- Stupid... Stupid... STUPID!!! __________-+__ xuwwymu
started 2004-11-08 02:53:00 UTC
2004-11-09 20:18:42 UTC
That70sTick
2
replies
Detailed Specification of IEEE802.11 MAC for Synthesis
started 2004-10-26 01:36:39 UTC
2004-11-04 12:55:35 UTC
Parth
2
replies
Free synthesis tools
started 2004-10-20 14:46:39 UTC
2004-10-30 14:27:14 UTC
Ashutosh Chakraborty
3
replies
Recommended reference books for VHDL & Verilog
started 2004-10-26 02:33:36 UTC
2004-10-27 23:27:55 UTC
james
1
reply
logic cone
started 2004-10-19 07:32:41 UTC
2004-10-19 22:44:10 UTC
Chris Alexander
1
reply
x86-64 binaries and Intel EM64T?
started 2004-10-17 00:10:52 UTC
2004-10-18 12:05:10 UTC
Kim Enkovaara
3
replies
How can I calculate the gate count for a design?
started 2004-08-23 02:25:25 UTC
2004-08-24 08:34:11 UTC
kal
Click to Load More...
Loading...